Skip to main content
← Back to Jobs
L
PRINCIPAL

Principal Physical Design Engineer

LinkedIn Corporation·Posted 4 months ago

Location

All India, Kolkata

Experience

14–18 years

Required Skills

physical designEDA toolstiming closurePythonphysical verificationchiplevel implementationCadence toolslowpower designhierarchical floorplanninglowpower design conceptsEMIR checksTCLPDK managementfoundry tapeout processes

About the Role

As a Principal Physical Design Engineer at EnCharge AI, you will play a crucial role in chip-level implementation and EDA tools. Your expertise in physical design, timing closure, and low-power design will be key to our success in developing advanced AI hardware and software systems.

Key Responsibilities: - Utilize 14-18+ years of experience in physical design, focusing on chip-level implementation. - Demonstrate strong proficiency in EDA tools, with hands-on experience in Cadence tools. - Apply deep knowledge of timing concepts and closure techniques for efficient chip design.

  • • Execute top-level and block-level physical design, including hierarchical floorplanning.

  • • Implement low-power design concepts effectively and troubleshoot related issues.

  • • Conduct EM/IR checks, debugging, and issue resolution, including power grid verification.

  • • Utilize strong scripting skills in TCL or Python for automation purposes.

  • • Understand process concepts for physical verification in routing tasks.

  • • Set up physical design methodology and flow, including advanced flow evaluations.

  • • Bring additional expertise in PDK management or foundry tapeout processes.

    • Qualifications: - 14-18+ years of experience in physical design, excluding other areas such as logic design or CAD.

  • • Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools.

  • • Knowledge of timing concepts, timing closure techniques, and hierarchical floorplanning.

  • • Proficiency in low-power design concepts, debugging, and troubleshooting.

  • • Experience with EM/IR checks, power grid verification, and issue resolution.

  • • Strong scripting skills in TCL or Python for automation.

  • • Understanding of process concepts for physical verification in routing tasks.

  • • Familiarity with physical design methodology, flow setup, and advanced flow evaluations.

  • • Additional experience in PDK management or foundry tapeout processes is a plus.

    • Join EnCharge AI, led by veteran technologists, and be part of a cutting-edge team that is revolutionizing AI hardware and software systems. Contact Uday at easyhiring.pro to explore this exciting opportunity at Mulya Technologies. As a Principal Physical Design Engineer at EnCharge AI, you will play a crucial role in chip-level implementation and EDA tools. Your expertise in physical design, timing closure, and low-power design will be key to our success in developing advanced AI hardware and software systems.

    Key Responsibilities: - Utilize 14-18+ years of experience in physical design, focusing on chip-level implementation.

  • • Demonstrate strong proficiency in EDA tools, with hands-on experience in Cadence tools.

  • • Apply deep knowledge of timing concepts and closure techniques for efficient chip design.

  • • Execute top-level and block-level physical design, including hierarchical floorplanning.

  • • Implement low-power design concepts effectively and troubleshoot related issues.

  • • Conduct EM/IR checks, debugging, and issue resolution, including power grid verification.

  • • Utilize strong scripting skills in TCL or Python for automation purposes.

  • • Understand process concepts for physical verification in routing tasks.

  • • Set up physical design methodology and flow, including advanced flow evaluations.

  • • Bring additional expertise in PDK management or foundry tapeout processes.

    • Qualifications:

  • • 14-18+ years of experience in physical design, excluding other areas such as logic design or CAD.

  • • Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools.

  • • Knowledge of timing concepts, timing closure techniques, and hierarchical floorplanning.

  • • Proficiency in low-power design concepts, debugging, and troubleshooting.

  • • Experience with EM/IR checks, power grid verification, and issue resolution.

  • • Strong scripting skills in TCL or Python for automation.

  • • Understanding of process concepts for physical verification in routing tasks.

  • • Familiarity with physical design methodology, flow setup, and advanced flow evaluations.

  • • Additional experience in PDK management or foundry tapeout processes is a plus.

    • Join EnCharge AI, led by veteran technologists, and be part of a cutting-edge team that is revolutionizing AI hardware and software systems. Contact Uday at easyhiring.pro to explore this exciting opportunity at Mulya Technologies.

    Land this role fasterProfessional
    🎙️

    SAGE

    Mock interview coach

    Rehearse the 5 most-likely questions for this role with live AI feedback.

    📄

    SPAR

    Resume tailoring

    Rewrite your resume to lead with what this hiring panel cares about.

    🤝

    REACH

    Warm intro outreach

    Find the hiring manager + 2nd-degree intros and draft the messages.

    More Information Technology Roles

    View all →
    P

    National Head/Senior Vice President - Sales - Premium Agency Channel - Life

    Prodigy Recruitment Consulting (OPC) Pvt. Ltd · Mumbai City

    Posted 3 weeks ago

    P

    Chief Sales Officer

    PeopleLogic · All India

    Posted 1 month ago

    I

    Chief Sales Officer

    IMPACT GURU TECHNOLOGY VENTURES PRIVATE LIMITED · All India

    Posted 1 month ago

    P

    Vice President, Contract Staffing Delivery & Business Development

    Peepal Consulting · All India

    Posted 1 month ago

    90% of leadership roles never appear on job boards

    Join HireIQ to access confidential opportunities, AI-powered matching, and direct connections to hiring decision-makers.

    Join the Talent Network